A Single Chip Solution for Distributed Processing Systems

نویسندگان

  • B. C. O ’ NEILL
  • P. W. MOORE
  • S. CLARK
چکیده

This paper describes a processor and an inter-processor communications interface integrated on a single chip for use in a distributed processing system. The system is based on work of the electronic systems design and parallel processing group at the Nottingham Trent University. The four main elements of the chip design are processor, memory, communication interface and packet routing switch all integrated unto one chip. This design is achieved by the use of the ALTERA ARM based Excalibur system on a programmable chip (SOPC) containing an embedded processor and programmable logic. The paper describes the communication features and implementation carried out by the research group to achieve this single chip processor.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Review of Optical Routers in Photonic Networks-on-Chip: A Literature Survey

Due to the increasing growth of processing cores in complex computational systems, all the connection converted bottleneck for all systems. With the protection of progressing and constructing complex photonic connection on chip, optical data transmission is the best choice for replacing with electrical interconnection for the reason of gathering connection with a high bandwidth and insertion lo...

متن کامل

A latency simulator for many-core systems

In this paper we present MCoreSim, an open-source simulation framework for massively parallel and many-core computing systems based on OMNeT++. The simulator supports tile-based architectures with distributed memory and meshbased interconnects. Its primary purpose is to allow for investigations on the impact of the heterogeneous in-chip communication latencies, as arising due to the network-on-...

متن کامل

Operating Heterogeneous Systems at Scale

The continuity of Moore’s law provides chip designers with an ever growing amount of transistors. These can be used to put more cores on a single chip in order to gain performance through parallelism. However, this is not the most energy efficient approach to speed up computation. Yet, the power budget is a limiting factor for a chip’s obtainable performance. Specialized accelerators provide be...

متن کامل

Reliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)

Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...

متن کامل

An overview about Networks-on-Chip with multicast suppor

Modern System-on-Chip (SoC) platforms typically consist of multiple processors and a communication interconnect between them. Network-on-Chip (NoC) arises as a solution to interconnect these systems, which provides a scalable, reusable, and an efficient interconnect. For these SoC platforms, multicast communication is significantly used for parallel applications. Cache coherency in distributed ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003